

Static Timing Analysis

Sci.D.Professor Vazgen Melikyan

Synopsys Armenia Educational Department

CONFIDENTIAL INFORMATION


The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

4. Delay Calculation

Problems in Edge-triggered Circuits



- Setup time constraint

$$\Delta i_{\max} + d_{\max}(i, j) \leq P - T_{S_j}$$

i.e., $d_{\max}(i, j) \leq P - T_{S_j} - \Delta i_{\max}$

- Long path constraint

- Hold time constraint

$$\Delta i_{\min} + d_{\min}(i, j) \geq T_{h_j}$$

i.e., $d_{\min}(i, j) \geq T_{h_j} - \Delta i_{\min}$

- Short path

$d_{\max}(i, j)$ - largest delay

$d_{\min}(i, j)$ - smallest delay


$$d_{\min}(i, j) \leq d(i, j) \leq d_{\max}(i, j)$$

T_{S_j} - setup time

T_{h_j} - hold time

$\Delta i_{\max}$ - maximum delay

$\Delta i_{\min}$ - minimum delay




Required and Arrival Times

- Arrival time constraints at each output node
- It is useful to know the required time at each node
 - If the arrival time exceeds the required time, the path must be sped up


Path-based Timing Calculation

- Calculates minimum and maximum path delay costs
- The timing analyzer represents a netlist as a directed graph
 - Nodes in the graph
 - Edges represent
 - Net delay – interconnect delay between a driver pin and a load pin its fanout
 - Cell delay – timing delay between an input pin and an output pin of a cell



Representation of Circuits

- Combinational logic circuit may be represented as a timing graph $G = (V, E)$
 - V , the vertex set, are the logic gates in the circuit and the primary inputs and outputs of the circuit
- Vertices, u and $v \in G$, are connected by a directed edge $e(u, v) \in E$
 - Connection from the output of the element represented by vertex u to the input of the element represented by vertex v
- Circuit is represented by directed acyclic graph (DAG)
 - Do not have any cycles




Critical Path Method

- CPM (Critical Path Method) for Timing graph $G = (V, E)$


Computing the worst-case rise and fall arrival times at each intermediate node, and output(s) of a circuit

```
Q = ∅ ;
for all vertices i ∈ V
  n_visited_inputs [i] = 0 ;
  /* Add a vertex to the tail of Q if all inputs are ready */
  for all primary inputs i
    /* Fanout gates of i */
    for all vertices j such that (i → j) ∈ E
      if(++n_visited_inputs[j] == n_inputs[j]) addQ(j,Q) ;
while (Q ≠ ∅) {
  g = top (Q) ;
  remove (g,Q) ;
  compute_delay[g]
  /* Fanout gates of g */
  for all vertices k such that (g → k) ∈ E
    if(++n_visited_inputs[k] == n_inputs[k]) addQ(k,Q) ;
}
```



Given Circuit with Delays of Components




CPM Arrival Time Calculation Steps




CPM Arrival Time Calculation Steps (2)




CPM Arrival Time Calculation Steps (3)




CPM Arrival Time Calculation Steps (4)



CPM Arrival Time Calculation Steps (5)




CPM Arrival Time Calculation Steps (6)




Required Time Calculation Steps

- At each primary output, the rise/fall required times are set, then backward topological traversal is carried out.




Required Time Calculation Steps (2)

- At each primary output, the rise/fall required times are set backward, then topological traversal is carried out.




Slack Calculation

- At each primary output, the rise/fall required times are set backward, then topological traversal is carried out.




Slack Calculation

- At each primary output, the rise/fall required times are set backward, then topological traversal is carried out.



Path Slack Histogram



- If there is no path with negative slack, this will mean design does not have timing violations.

Thank You